Of late some interesting and useful work has been done on the problem of testing logic surrounding embedded memories. This work assumes that the logic surrounding the memory is functionally partitioned and that the different partitions are logically isolated one from the other. This paper expands upon past work using a more flexible design rule which allows feed-forward connections between the data-path Prelogic and Postlogic. The connections are such that there is no feedback from the memory outputs to its inputs, and both the Prelogic and the Postlogic are disconnected from the Address and Control logic. Under this design rule we show the auxiliary circuits used to determine the random pattern testability of faults in the circuitry driving the address inputs and the controls of the two-port memory.
INTRODUCTION
A two-port (Write and Read) memory is embedded within combinational logic as shown in Figure 1 The circuits surrounding the memory are to be tested by applying random patterns to the primary inputs and observing the responses on the primary outputs of the embedding logic. The embedding logic is purely combinational. It consists of a Prelogic driving the Data-In lines of the Write port, a Postlogic whose A1 inputs are fed by the memory and whose A2 inputs are connected directly to the Prelogic, two groups of Address logic feeding the Write and Read port address decoder inputs, and two groups of Control logic driving the port Enable line inputs. The Address and Control logic groups are disconnected from each other and from the Prelogic and Postlogic.
The first work dealing with random pattern testability of logic surrounding memories was reported in [4, 5] . In this earlier work an analytical method called TRIM (for Testability Range by Ignoring the Memory) was described for computing the exposure probabilities of faults in the combinational logic of the data-path of the memory (logic which either feeds the Data-In lines of the memory or is fed by the Data-Out lines). In this and Postlogic as shown in Figure 1 . Feed-forward connections may be found in modern microprocessor chips [1, 6, 7, 10, 21] for improving performance. With this feature, when the array is written with certain data, the same data is also available in the "same cycle" at the array output to a potential read operation intending to read this new data, thus saving one cycle.
With this relaxed design rule, a new set of methods are described which are suitable for computing the probability of random pattern detection of stuck-at faults in the memory address and control circuitry.
Section 2 briefly describes the assumed behavior of the memory Address and Control lines, and indicates the effects of faults in their upstream circuitry. Section 3 recapitulates the basic testability procedures used in past work, and Section 4 lists for convenience some of the definitions of the faultinduced memory behaviors which were given in [8, 13, 15] and adds some new definitions relating to address circuitry faults. Section 5 describes the auxiliary circuits needed to compute detection probabilities for faults in the Write Address circuitry when feed-forward connections exist between the Prelogic and the Postlogic. Section 6 does the same for Read Address faults. Section 7 gives the analysis method for Write Enable faults, and Section 8 does the same for Read Enable faults. Section 9 describes a method of reducing the complexity of the auxiliary circuits using line flagging technique. The method may be useful in connection with the cutting algorithm [2, 11, 17] . Section A random input vector applied to the primary inputs of the embedding logic may cause a simultaneous write and read operations. It is possible for both the Write and Read ports to select the same address. In this event, we assume that the word is first written to the common address and then is read out. We call this event a write-through operation, because for this vector the memory effectively does not "exist". The values on the Data-Out lines are precisely those on the Data-In during this event, and the memory appears to be short-circuited. We have to distinguish between write-through and nonwrite-through operations because each requires a different auxiliary circuit. While we assume that write-through operations are possible, it should be noted that the method of analysis described in the following can generally be modified to account for different memory behaviors.
If a fault exists in the combinational logic driving the address decoder inputs of either of the ports and a test pattern simultaneously sensitizes the fault and propagates its effect to the inputs, an address error occurs on the decoder inputs. If the fault is associated with an active Write port, the word on the Data-In lines will be written to the wrong address. Conversely, if the fault affects an active Read port, an incorrect address will be read.
We will show the artifacts necessary to determine the random pattern testability of both enable errors and address errors, assuming feed-forward connections between the Prelogic and Postlogic.
RECAPITULATION
It was shown in [13, 15] that the exposure probability of a fault in the control circuitry of an embedded memory without feed-around logic could be determined by first computing the signal probability Pe at the output of a virtual auxiliary structure, similar to the one shown in Figure 2 , consisting of various replications of the Prelogic and the Postlogic driving a "difference" engine composed of N 2-input Exclusive-Ors, each driving a common Or circuit. The replicated logics represent different epochs of the test history of the original circuit and its embedded memory, and therefore the input patterns to the replications are statistically independent. The output of the auxiliary circuit assumes the value whenever a difference can be observed between the signals on the outputs of the replicated logics, and therefore the signal probability Pe of the output is the probability of detecting that difference. The exposure The auxiliary circuits for control circuitry faults were shown in [13, 15] , with methods for determining their K values, in cases for which no connections exist between the logic structures around the memory.
We now expand upon previous derivations to show the auxiliary circuits for use when connections are permitted between the Prelogic and the Postlogic. We are also extending the discussion to address circuitry faults.
NOTATIONS AND DEFINITIONS
Some of the terms below were defined in [13, 15] . We collect the definitions here for ease of reference, since they will be used in the sequel. New definitions are also added to ease the discussion on address circuitry faults.
1The word epoch is used to refer to points on the time axis. 
ANALYSIS OF A WRITE ADDRESS CIRCUITRY FAULT
Assume that a solid stuck-at fault f exists in the combinational logic driving the address decoder inputs of the Write port for the embedded memory shown in Figure 1 , and let the rest of the structure be fault-free.
We first focus our attention on the detection of the write address circuitry fault under the assumption that no write-through memory operations occur. We will later consider write-through operations and mixtures of the two.
No Write-through Operations
Consider a test vector which is applied at some epoch and which causes a write operation to an arbitrary memory address A in the fault-free machine. If fault f is active at the decoder inputs of the faulty machine during vector t, the address word will be changed from A to some other word B. The fault causes a write to B of the data word which should have gone to A. We say that both addresses A and B have experienced a tainted write (see the definition in Section 4).
Assume some later test vector t+ t2 causes the first read of address A after the tainted write and further assume there were no intervening correct writes to A. This read operation is called a fuzzy read, fuzzy because it is not certain that the read will detect the fault (see definition in Section 4). (Address B was also affected at epoch by the fault. The first read of B without intervening correct writes is also fuzzy). Because the memory and its read circuitry is fault-free, the fuzzy read unloads the word at address A normally. But because of the tainted write at epoch t, the word unloaded is that which was written into A at some epoch prior to t, say at t-tl. The time line shown in Figure 3 (which proceeds from left to write) illustrates the three-epoch sequence.
The probability of detecting f during the fuzzy read at epoch t+t2 is the probability that a difference can be discerned at the primary outputs between the word written to A at t-tl and the word which should have been written to A at t.
The auxiliary circuit suitable for computing this probability is shown in Figure 2 The Prelogic marked "t-ta" in Figure 2 generated the word written to address A at epoch t-tl from the random D1 inputs applied at that time.
Similarly, the Prelogic marked "t" created the word which should have been written to A at epoch t. At epoch / t2 we read out either the word from epoch t-tx under the fault condition, or the word from epoch without the fault. By creating two copies of the Postlogic as they existed during epoch t+tg., as shown in Figure 2, difference at the two OUT1 outputs between the faulty and the fault-flee machines is just the signal probability Pe on the output of the difference circuit shown in Figure 2 . In computing the value of Pe note that the inputs D to the three Prelogic copies are mutually independent by virtue of their occurrence at three different epochs.
Let K be the number of fuzzy reads which occur during the test sequence. Note that K is a function of the actual fault under analysis [13, 15] . Given K for a particular fault f, the lower bound probability Qi of detecting f, on the assumption that there are no write-through operations, is given by
It is important to note that Pe need be computed only once by using the structure of Figure 2 , but that K must be computed for each fault. Qi(K) in Eq. (2) is a lower bound since the K fuzzy reads are just a subset of the total read operations on the memory. A second (non-fuzzy) read of a tainted address may contribute to the exposure probability off, but is not considered in Eq. (2) because of the difficulty of computing its contribution.
Write-through Operations
On a vector which causes a write-through operation, the word on the memory Data-In lines appears instantly at the Data-Out lines (only for that vector, of course). The write-through occurs because the same address A is simultaneously selected by both the write and read address circuitry. If our assumed fault affects the write address decoder inputs during this vector, the port will write to some address other than A. The simultaneous read then unloads address A correctly, but observes a word which was actually written to A at some earlier vector. The time line for write-through operations is shown in Figure 4 .
The appropriate auxiliary structure for writethrough operations is given in Figure 5 . Notice that the only difference between Figure 5 and Figure 2 is that the Prelogic driving the A2 inputs t-t 000 000
Write A Write A, Read A (fault strikes) of the Postlogic copies in Figure 5 exists at epoch t.
The signal probability Pe computed from Figure 5 is the probability that a fuzzy read during a writethrough operation will detect the write address circuitry fault. The number of fuzzy reads K during write-through operations can be computed in a fashion similar to that used for computing K. Suppose in a test sequence of length L there occurs a mixture of fuzzy reads, some during write-through and some during non-write-through operations. Then the lower bound on the probability of detecting the write address circuitry fault f is given by
Note that for large memories (e.g., M >_ 4) writethrough operations are statistically infrequent. For such memories it may be acceptable to ignore the possibility of write-through fuzzy reads, and to rely upon Eq. (2) Figure 2 does.
Hence it is easy to see that the signal probability Pe on the output of Figure 2 is exactly the probability of detecting the read address circuitry fault on one misdirected read. If R is the number of (non-writethrough) misdirected reads in the test sequence, then the exposure probability of the read address circuitry fault f is Qj(R)-1-(1-pe)R (4) R may be computed using the methods discussed in [13, 15] .
The similarity between write and read address faults and the use of Figure 2 for non-writethrough operations carries over into the case of write-through and the use of Figure 5 . The read address circuitry fault time line for write-through operations is shown in Figure 7 .
At epoch we want to compare the word just written to A with the word read from B because of the fault. This is just what auxiliary circuit in the total number of misdirected reads during the test sequence consists of R non-write-through misdirected reads, and R write-through misdirected reads, the exposure probability of a read address circuit fault Jj is Qj(R,R')
-(1 -pe)R(1 -pte) ' (5) Notice that Qj is an exact exposure probability for Jj since no read operations other than misdirected reads can contribute any information about the fault.
Since write-through operations are infrequent for large memories under random stimuli, R is small and Eq. (5) is closely approximated by Eq. (4).
ANALYSIS OF A WRITE PORT ENABLE CIRCUITRY FAULT
We now consider faults in the memory control or enable circuitry. References [13, 15] write and read same read address Cases 1, 2, 3, and 4 cannot be detected during the epoch in which they occur, and are not writethrough events. Cases 3a and 4a, on the other hand, are write-throughs in the sense that Case 3a will cause an unintended write-through and Case 4a will inhibit an intended write-through. We will treat these two sets of cases separately. In Cases and 2 the Read port is off when the fault strikes, and in Cases 3 and 4 the Read port is on but selecting some address other than that on the Write port. There are four time lines associated with detection of the fault, and they are shown in Notice that the top line of Figure 8 Figure 2 . We conclude that the signal probability Pe on the output of Figure 2 is exactly the probability of detection of the Write port enable circuitry fault from a single warped read. Thus the exposure probability of the fault during a test sequence in which S warped reads occur is
Again we note that Pe is a constant for a particular memory but that S must be computed for each fault in the enable circuitry. Methods for computing S are given in [13, 15] . Qi in Eq. (6) is a lower bound since a second (and subsequent) read of a distorted write address may contribute to the detection off. 7 .2. Cases 3a and 4a (Pseudo Write-through) In both of these cases, the Read port is on during an input vector during which the fault affects the Write port Enable line, and the same address is selected by both ports. The time lines associated with these two cases are shown in Figure 9 .
The top line in Figure 9 refers to Case 3a in which the Write port is supposed to be off at vector during which the fault strikes. The fault turns on the Write port and "writes-through" the word currently on the Data-In lines. The read operation during this vector then "reads" the write-through word instead of the word written at t-tl.
Similarly, the bottom line of Figure 9 refers to Case 4a. At vector the memory should be doing a write-through, but because the fault inhibits the Write port the word unloaded to the Data-Outs is the word written at t-tl instead of the (correct)
write-through word.
For both events, we want to know the probability of detecting a difference between a write-through word and a word which was written at some earlier epoch. Consideration of the auxiliary structure shown in Figure 5 clearly shows that it computes this required probability P'e on its output.
If we let S be the number of warped reads which occur under Cases 3a and 4a, then the exposure probability of the Write port enable circuitry fault Jj under a mixture of all possible cases is Qi(S,S') --(1 --pe)S(1 --pte) S' (7) We notice that for reasonably large memories the probability of encountering a Case 3a or 4a situation is low (since there is a small probability that both the Write and the Read ports randomly select the same address). Hence for large memories we may ignore these "write-through" enable fault events.
The computation of S and S may be done by simulation or with a suitable Markov chain [13, 15] In all four cases, detection will occur if a difference can be observed at the primary outputs between the word W0 and the word from address A on the Data-Outs. Figure 11 shows the appropriate auxiliary structure for these four cases. It is easily seen that the signal probability Pd from Figure 11 the probability of detecting the read enable fault on one distorted read occurring from any of these cases. Given that Vdistorted reads occur in the nonwrite-through mode, the exposure probability of the read enable fault j is When the cutting algorithm encounters a fanout node which re-converges at some down-stream circuit it cuts all except one of the fanout branches and assigns the probability range (0, 1) to each of the cut branches (this is the full-range cutting algorithm). The uncut branch continues the signal probability of the stem of the fanout. This cutting turns the structure into a tree, thus permitting use of the relatively simple tree equations for computing signal probabilities [2, 17] .
Consider now the side prelogic replicas (marked t-tl and t) in the auxiliary circuit of Figure 2 14 Simplified auxiliary structure derived from But this is precisely why the two side prelogic replicas of Figure 2 were employed, to insure pairwise independence between the corresponding A inputs to the postlogics. Hence, by modifications to the cutting algorithm, and by appropriate flagging of fanout branches, we can replace the two prelogic copies by one. This modification of Figure 2 is shown in Figure 14 in which the flagged A1 outputs are marked.
Similarly, the auxiliary circuit of Figure 5 can be simplified to its flagged equivalent shown in Figure 15 . The auxiliary circuits for enable faults D11 D6 FIGURE 15 Simplified auxiliary structure derived from Figure 5. shown in Figures 11 and 13 In order to verify the correctness of our auxiliary structure it was necessary to compare the detection probability curves as predicted by our equations to those measured by simulation. To this end we have injected 100 random single stuckat faults in each circuit. For each injected fault we have divided the test length of 100,000 patterns to 100 windows of length 1,000. At the end of each window we have measured the average cumulative detection probability over 30 different sets of random stimuli. Every such average constituted a point on the experimental detection probability curve.
To create the theoretical curve we have computed all the statistical parameters as suggested by this paper. We then used the formulas we have developed to compute the theoretical cumulative detection probability after each 1,000 vector window.
For the cases were our formulas predicted exact values there was a complete match between the theory and the measured values. For cases were our formulas only predicted lower bounds, the theoretical curve was below the measured curve (within 5% distance). A typical comparison between a theoretical and experimental curve is shown in Figure 16 .
CONCLUSIONS
We have described a method of computing the random pattern testability of stuck-at type faults in the address and control circuitry of an embedded two-port which has feed-forward connections between its data path Prelogic and Postlogic. The first step is to determine the single-vector error probability of detecting the fault using the appropriate auxiliary circuit. There are four of these single-vector error detection probabilities: Pe and P'e for the probabilities of detection of write address, read address, and write enable faults, for non-write-through and write-through behaviors, respectively; and Pd and p for read enable faults under the same two behaviors. These detection probabilities need be computed just once for each memory under analysis.
The next step is to compute the number of times that each fault creates an error vector. This has to be done for each fault separately, and may be done most conveniently by using an appropriate Markov chain as demonstrated in [13, 15] (but may also be done using simulation).
The final step is to compute the exposure probability Qi of the fault f using the equation Qi(T)
(1 -pm) r (10) where Pm is the appropriate detection probability for the specific memory and T is the number of typed vectors which occur during the test.
We have also shown means for reducing the complexity of the auxiliary circuits by appropriate flagging of the prelogic outputs.
The analysis is specifically designed for use with the cutting algorithm in assessing the testability of faults for built-in self-test. It may, however, be useful in connection with other methods of computing fault exposure probabilities.
